√在线天堂中文最新版网,97se亚洲综合色区,国产成人av免费网址,国产成人av在线影院无毒,成人做爰100部片

當(dāng)前位置: 在線翻譯 > 英語(yǔ)翻譯 > logic block
ONOFF
劃詞翻譯
導(dǎo)航
建議反饋
詞典App

logic block中文是什么意思

  • 邏輯區(qū)段

"查查詞典"手機(jī)版

千萬(wàn)人都在用的超大詞匯詞典翻譯APP

  • 例句與用法
  • Universal logic block
    通用邏輯部件
  • 5 sun x , xu j , trouborst p . testing xilinx xc4000 configurable logic blocks with carry logic modules . in proc
    在我們的方法中,雖然tpg為cut生成了測(cè)試向量,但是配置成tpg的le可以進(jìn)行自測(cè)試。
  • Built - in self - test of logic blocks in fpgas finally , a free lunch : bist without overhead ! . in proc . vlsi test symp . ,
    對(duì)于一個(gè)具有4輸入lut的fpga來(lái)說(shuō),這與lut測(cè)試需要8次配置形成了鮮明的對(duì)比。
  • The low level layer of the system is composed of hardware drivers and hardware logic block implementation . furthermore , software emulation about this system based on high level computer languages is also covered
    最后緊跟現(xiàn)代軟件測(cè)試方法的發(fā)展步伐,對(duì)所編寫的軟件進(jìn)行測(cè)試,以保證在功能、性能、健壯性等方面能獲得良好的結(jié)果。
  • The risc mcu core is based on harvard architecture with 14 - bit instruction length and 8 - bit data length and two - level instruction pipeline the performance of the risc mcu has been improved by replacing micro - program with direct logic block
    設(shè)計(jì)的riscmcu采用14位字長(zhǎng)指令總線和8位字長(zhǎng)數(shù)據(jù)總線分離的harvard結(jié)構(gòu)和二級(jí)指令流水設(shè)計(jì),并使用硬布線邏輯代替微程序控制,加快了微控制器的速度,提高了指令執(zhí)行效率。
  • Base on the analysis of comparison to current file systems , this thesis proposes new distributed network file system architecture on the tcp / ip protocol . the newly proposed file system is a three - layer architecture including clients , index servers and logic block servers
    本文在分析現(xiàn)有的網(wǎng)絡(luò)文件系統(tǒng)的基礎(chǔ)上,提出一種基于tcp ip的分布式網(wǎng)絡(luò)文件系統(tǒng)結(jié)構(gòu),即以客戶端、索引服務(wù)器和邏輯塊服務(wù)器為基礎(chǔ)的三層結(jié)構(gòu)。
  • Researched the methods to test configrable logic block ( clb ) and its sub - blocks . based on a “ divide and conquer ” methodology , the clb resources are divided into three basic blocks : logic units , carry logic module ( clm ) and lut ’ s ( look up tables ) ram - mode . the testing configurations are implemented based on a two - dimensional array structure for logic blocks
    主要基于“分治法”對(duì)clb及其子模塊進(jìn)位邏輯( clm ) 、查找表( lut )的ram工作模式等進(jìn)行了測(cè)試劃分,分別實(shí)現(xiàn)了以“一維陣列”為基礎(chǔ)的測(cè)試配置和測(cè)試向量,以較少了測(cè)試編程次數(shù)完成了所有clb資源的測(cè)試。
  • Through the implementing of kernel level file and cache mechanism at the client side , this newly proposed distributed network file system provides seamless network file access and reduces the performance decline caused by network transmission . utilizing the concept of logic block server , it provides the reliable data block storage and implements redundant storage capacity . utilizing the concept of the index server , it provide s the cost of the greatly for server and network during data access process and realizes the computing with balancing capacity
    在客戶端通過(guò)實(shí)現(xiàn)內(nèi)核級(jí)文件的調(diào)用和緩沖機(jī)制,實(shí)現(xiàn)了文件的無(wú)縫網(wǎng)絡(luò)存取,并減少由于網(wǎng)絡(luò)傳輸帶來(lái)的性能下降的影響;利用邏輯塊服務(wù)器實(shí)現(xiàn)邏輯塊的冗余存取,實(shí)現(xiàn)數(shù)據(jù)塊的安全存放;利用索引服務(wù)器進(jìn)行負(fù)載均衡計(jì)算,實(shí)現(xiàn)資料存取的較低網(wǎng)絡(luò)和服務(wù)器開(kāi)銷;利用索引服務(wù)器實(shí)現(xiàn)服務(wù)器組的零管理,使該系統(tǒng)具有高效性、穩(wěn)定性和可伸縮性。
  • However , in most published works , only the diagnosis of logic blocks is discussed . the diagnosis of fault routing network is considered in some cases , where switching matrices are diagnosed individually . an fpga usually consists of complicated routing structure , it may not be easy to apply tests to individually components
    本文概述了已有fpga連線結(jié)構(gòu)的一些測(cè)試技術(shù),結(jié)合以前的fpga的診斷與測(cè)試技術(shù),提出了通過(guò)討論開(kāi)關(guān)矩陣及其連線的一個(gè)可行的測(cè)試及診斷方法,由七個(gè)測(cè)試階段,分別討論了fpga開(kāi)關(guān)矩陣中各開(kāi)關(guān)與相關(guān)連線的各種可能發(fā)生故障的情況,通過(guò)施加相應(yīng)的測(cè)試信號(hào)序列來(lái)對(duì)連線資源的故障情況進(jìn)行較完全的測(cè)試。
  • The core is based on harvard architecture with 16 - bit instruction length and 8 - bit data length . the performance of mcu has been improved greatly by introducing single - clock - cycle instructions , setting multiple high - speed working registers and replacing micro - program with direct logic block etc . to keep the mcu core reusable and transplantable , the whole mcu core has been coded for synthesis in verilog hdl
    該mcu核采用哈佛結(jié)構(gòu)、 16位指令字長(zhǎng)和8位數(shù)據(jù)字長(zhǎng),通過(guò)設(shè)計(jì)單周期指令、在內(nèi)部設(shè)置多個(gè)快速寄存器及采用硬布線邏輯代替微程序控制的方法,加快了微處理器的速度,提高了指令的執(zhí)行效率。
  • 更多例句:  1  2
  • 推薦英語(yǔ)閱讀
logic block的中文翻譯,logic block是什么意思,怎么用漢語(yǔ)翻譯logic block,logic block的中文意思,logic block的中文,logic block in Chineselogic block的中文,logic block怎么讀,發(fā)音,例句,用法和解釋由查查在線詞典提供,版權(quán)所有違者必究。

說(shuō)出您的建議或使用心得