parallel interface

"parallel interface"的翻譯和解釋

"查查詞典"手機(jī)版

千萬人都在用的超大詞匯詞典翻譯APP

例句與用法

Information systems - high - performance parallel interface - mechanical , electrical and signalling protocol specification hippi - ph
信息系統(tǒng).高性能并行接口.機(jī)械電子和信令發(fā)送協(xié)議規(guī)范
Hippi - ph information systems - high - performance parallel interface - mechanical , electrical and signalling protocol specification hippi - ph
信息系統(tǒng).高性能并行接口.機(jī)械電和信令協(xié)議規(guī)范
Hippi - ph information technology - high - performance parallel interface - part 1 : mechanical , electrical and signaling protocol specification hippi - ph
信息技術(shù)高性能并行接口第1部分:機(jī)械電氣及信號協(xié)議規(guī)范
The function of ppi ( programmable parallel interface chip ) 8255 is realized through emulating the key waves and testing a chip
通過波形仿真、下載芯片的測試，完成了計(jì)算機(jī)可編程并行接芯片8255的功能。
Hippi - ph information technology - high - performance parallel interface - part 1 : mechanical , electrical and signalling protocol specification hippi - ph
信息技術(shù).高效性能平行接口.第1部分:機(jī)械的電氣的和信號傳輸?shù)膮f(xié)議規(guī)范
Fc - ph hippi - fc information technology - high - performance parallel interface - encapsulation of frames of the fibre channel physical and signaling interface fc - ph encapsulation hippi - fc
信息技術(shù).高性能并行接口.光纖通道物理和信令發(fā)送接口的幀的封口
According to the mode having been setted , the master dsp load program through external parallel interface . controlled by host dsp , the slave dsp loads the program through hpi
主dsp依照設(shè)置的boot模式,通過外部總線讀入待加載程序,從dsp在主dsp的控制下通過hpi進(jìn)行程序加載。
Since the technology of serial interface and parallel interface appeared in 1980 , universal serial bus of intel has become the most important standard of computer peripheral component interconnect
通用串行總線usb是自1980年串口和并口技術(shù)出現(xiàn)以來，最重要的計(jì)算機(jī)外設(shè)互聯(lián)標(biāo)準(zhǔn)之一。
And then the paper discusses the design of parallel interface unit in detail , which includes two segment , the writing and reading realization of compactflash card and parallel branching realization
然后詳細(xì)闡述了并行接口單元的設(shè)計(jì)，并行接口單元的設(shè)計(jì)是高速cf卡陣列固態(tài)存儲技術(shù)研究的重點(diǎn)。
Based on the series products of fpga ( flex10 ) developed by altera company , the project design and complete all the functions of ppi ( programmable parallel interface chip ) 8255 with vhdl language under the max + plus
本課題以altera公司fpga ( flex10k )系列產(chǎn)品為載體，在max + plus開發(fā)環(huán)境下采用vhdl語言，設(shè)計(jì)并實(shí)現(xiàn)了計(jì)算機(jī)可編程并行接芯片8255的功能。